View C5001_731253.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product Product Features
S S S S S S S S S S S S
Produces PCI output clocks that are individually 2 selectable for 33.3 or 66.6 MHz under I C or strapping control. Separate output buffer power supply for reduced noise, crosstalk and jitter. input clock frequency standard 14.31818 MHz Output clocks frequency individually selectable via 2 I C or hardware bi-directional pin strapping. SSCG EMI reduction at 1.0% width 2 Individual clock disables via I C control All output clocks skewed within a 500 pS window Cycle to Cycle jitter 250 pS Output duty cycle is automatically 50% (10%) adjusted Clock feed through mode and OE pins for logic testing Glitchless clock enabling and disabling transitions 28-pin TSSOP or SSOP package
Output Enable logic Functionality Table OE CLK(0:9) PLL 1 (HIGH) Enabled Running 0 (LOW) Tri State Running
Block Diagram
XIN XOUT Reference Oscillator /1 /2
M U X
Pin Configuration
REFCLK0/S0 CLK1/S1
/1 /2 /1 /2
VDD
CLK2/S2
1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16. 15
VDD1 REF-CLK0/S0 CLK1/S1 VSS VDD2 CLK2/S2 CLK3/S3 VSS VDD3 CLK4/S4 CLK5/S5 VSS VDD4 CLK6/S6
XIN XOUT VSS OE SCLK SDATA VSS VSS CLK9/S9 CLK8/S8 VDD5 VSS CLK7/S7
PLL
/1 /2 /1 /2 /1 /2 /1 /2 /1 /2 /1 /2
CLK3/S3
CLK4/S4
CLK5/S5
CLK6/S6
CLK7/S7
CLK8/S8
OE
SDATA SCLK
I2C LOGIC
/1 /2 /4, /8
CLK9/S9
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev. 2.1
6/14/1999 Page 1 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Pin Description
Pin Number 2 Pin Name XIN PWR VDDA I/O I Description This pin is the connection point for the devices Loop reference frequency. This may be either a CMOS 3.3 volt reference clock or the output of an external crystal. A nominal 14.31818 MHz frequency must be supplied to obtain the frequencies listed on this data sheet This pin the devices output drive that is to be used when an external crystal is used. In this configuration the device provides the analog gain function of a crystal oscillator. When the device is being supplied with an external reference frequency, this pin is left disconnected. This pin is the power supply source for the internal PLL circuitry and core control logic. It should be bypassed separately from all other device VDD supply pins. Output Enable. See logic table on page 1 for functionality Logic power for All buffers 2 I C Serial data pin 2 I C serial interface clock pin
3
XOUT
VDDA
O
1
VDDA
-
PWR
5 12, 16, 20, 24, 28 6 7 27 26 23 22 19 18 15 14 11 10 4, 8, 9, 13, 17, 21, 25 1 28 24 20 16 12
OE VDD SDATA SCLK REFCLK0/S0 CLK1/S1 CLK2/S2 CLK3/S3 CLK4/S4 CLK5/S5 CLK6/S6 CLK7/S7 CLK8/S8 CLK9/S9 VSS VDD VDD1 VDD2 VDD3 VDD4 VDD5
VDDA VDDA VDD1 VDD1 VDD2 VDD2 VDD3 VDD3 VDD4 VDD4 VDD5 VDD5 -
I PWR I/O O O O O O O O O O O O PWR PWR PWR PWR PWR PWR PWR
Individual output clocks and power up divisor select pins. Each of these pins is both a clock output pin and, at power up, a temporary input pin. When they act as an input pin they set the initial output frequency of the device to either the input frequency or half of the input frequency. Subsequently, the divisor may be changed or disabled via the device's I2C register bits. Reference clock and its programmable input value are saved internally for when it PCI clock function is selected. Ground pins for the chip. Power for core logic Power for CLK1 and CLK2 output buffers Power for CLK3 and CLK4 output buffers Power for CLK5 and CLK6 output buffers Power for CLK7 and CLK8 output buffers Power for CLK9 and CLK10 output buffers
A bypass capacitor (0.1 mF) should be placed as close as possible to each Vdd pin.
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 2 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product Spectrum Spread Clocking
Down Spread
With Spectrum Spread Without Spectrum Spread
Amplitude (dB)
Frequency (MHz)
Spectrum Analysis
Spectrum Spreading Selection Table
Unspread Frequency in MHz F Min (MHz) 33.00 66.00 Down Spreading F Center (MHz) 33.16 66.33 F Max (MHz) 33.3 66.6 Spread (%) +0 -1.00% +0 -1.00%
Desired (actual) 33.3 (xx.x) 66.6 (xx.x)
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 3 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product Power Up Bi-Directional Pin Timing (all clock outputs)
VDD Power Supply
CLK (0:9)
Hi-Z (tristate), inputs
Toggle, outputs
Fig.1 Note: a pull-up or logic high programming voltage will select a 66.6 MHz output clock frequency on that specific pin. A logic low level will select a 33.3 MHz clock frequency in that specific pin.
Output Frequency Selections
The device contains 3 specific output mode type pins. They are: REF-CLK0/S0 This pin powers up as a 33.3 or 66.6 MHz PCI clock. Via I C command byte 1 bit 4 it may be changed to be a 14.318 2 MHz PCI clock. When it is acting as a PCI clock its frequency may be changed between 33 and 66 MHz using I C command byte 1 bit 3. The PCI clock may also be initially set at device power up using the bi-directional programming capability of the pin (device pin number 27) CLK(1:8) These are dual frequency PCI clock pins that may be stopped enabled and have their frequency changed at power up and then on the fly (at any time) via their respective I2C register control bits. CLK9/S9 This bit acts in the same manner as the CLK (1:8) bits. Additionally by selection in I C byte 3 Bits 5 and 6 it can output 2 both 16.5 MHz or 8.25 MHz on its pin. Like the other clock pins I C byte 3 Bit 6 is initially set (via the clocks bi-directional; pin function) at power up depending on the level of the clocks pin. NOTE: Clocks REF-CLK0/S0 (pin 27) and CLK1/S1 (pin 26) are powered from VDD1 (pin 28). This data sheet characterizes the guaranteed performance of these 2 clocks with respect to jitter and skew. Designers that use this device need to understand that if these 2 clocks are operated at different frequencies (i.e., pin 27 is set to the REF output mode while pin 26 is enabled at either 33 pr 66 MHz frequency mode) that the data sheet values of these clocks will not be guaranteed. It is therefor prudent to disable the CLK1 output when the REF-CLK0/S0 output has been programmed to output a 14.31818 MHz clock to realize the devices best performance.
2 2
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 4 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product Application Note for Selection on Bi-Directional Pins
Pins 10, 11, 14, 15, 18, 19, 22, 23, 26 and 27 are Power up bi-directional pins and are used for selecting power up output frequencies of this devices output clocks (see Pin description, Page 2). During power-up of the device, these pins are in input mode, therefore, they are considered input select pins internal to the IC, these pins have a large value pull-up each (250K), therefore, a selection "1" is the default and will select a 66 MHz output frequency. If the system uses a slow power supply (over 5 ms settling time), then it is recommended to use an external pull-up (Rup) in order to insure a high selection. In this case, the designer may choose one of two configurations, see FIG. 3A and Fig. 3B. Fig. 3A represents an additional pull up resistor 50K connected from the pin to the power line, which allows a faster pull to a high level. If a selection "0" is desired, then a jumper is placed on JP1 to a 5K resistor as implemented as shown in Fig. 3A. Please note the selection resistors (Rup and Rdn) are placed before the Damping resistor (Rd) close to the pin. Fig. 3B represents a single resistor 10K connected to a 3-way jumper, JP2. When a "1" selection is desired, a jumper is placed between leads 1 and 3. When a "0" selection is desired, a jumper is placed between leads 1 and 2. If the system power supply is fast (less than 5 mSec settling time), then Fig. 3A only applies and Pull up Rup resistor is not necessary. The electrical length of the trace that connects the selection resistor to the devices pin should be kept as short as possible.
Vdd
C5001 Bidirectional
Rup 50K Rd Load
JP1 JUMPER
Fig.3A
Rdn 5K
Vdd
JP2 3 Way Jumper
C5001 Bidirectional
Rsel 10K Rd Load
Fig.3B
Input and Output Relationships
The device acts a PCI clock generator. Output clocks may be individually controlled to be either 33.3 or 66.6 MHz in 2 frequency by setting or clearing the clocks respective I C control register bit. All output clocks are rising edge aligned to within a shared 500 pS window. There is no specified relationship between the input reference clock and the output clocks.
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 5 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product Clock Enable Functions and Timing
Each output clock may be either disabled or enabled by either setting or clearing its respective I C register control bit. All clocks are stopped in the low state. All clocks maintain a valid high period before transitioning from running to 2 stopped. The clocks transition between running and stopped occurs immediately after the I C register bit is cleared and the clock transitions to a low state. See figure below.
2
Internal Clock
I2 C Register BIT
A
2 Output
B
1 Output
A: represents one output /2 clock cycle (one 33.3 MHz cycle period). B: represents one output clock / 1 cycle (one 66.6 MHz cycle period).. Output Frequency Change Relationships
The I C registers are initially set (initialized) by the voltage levels present on the clocks output pins at power up. 2 Subsequently these bits may be changed via I C commands. Output clocks have the capability to be changed, on the fly, via the devices I C register bits. If Synchronous switching is 2 required, it may be achieved by first disabling a specific clock, changing its frequency and then re-enabling it via the I C register control bits that are provided for these functions. Synchronous switching is defines at the changing of the output frequency of a clock from one frequency to another in such a manner as to not produce any clock cycles shorter than the higher of the 2 frequencies or longer than the period of the lower of the 2 frequencies. The disable and enable I2C register bit control of each clock is logically implemented to eliminate clock glitches when each clock is either enabled or enabled.
2 2
CAUTION: Switching clock frequencies without first disabling the clock may produce an output clock glitch (short or stretched period clock) during frequency transition!
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 6 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product 2-Wire I2C Control Interface
The 2-wire control interface implements write block mode write only slave interface. Sub addressing is not supported, thus all preceding bytes must be sent in order to read or change one of the control bytes. The 2-wire control interface allows each clock output to be individually controlled. During normal data transfer, the SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high. There are two exceptions to this. A high to low transition on SDATA while SDCLK is high is used to indicate the start of a data transfer cycle. A low to high transition on SDATA while SDCLK is high indicates the end of a data transfer cycle. Data is always sent as complete 8-bit bytes, after which an acknowledge is generated. The first byte of a transfer cycle is a 7-bit address with a Read/Write bit as the LSB (bit 0). Data is transferred MSB (bit 7) first. The device will respond to writes up to 6 bytes (max) of data to address D2. The device will not respond to any other control interface conditions.
Serial Control Registers
NOTE: The Pin# column lists the affected pin number where applicable. The @Pup column gives the state at true power up. Bytes are set to the values shown only on true power up. Following the acknowledge of the Address Byte (D2), two additional bytes must be sent: 1) "Command Code " byte, and 2) "Byte Count" byte. Although the data (bits) in these two bytes are considered "don't care"; they must be sent and will be acknowledged. After the Command Code and the Count bytes have been acknowledged, the described sequence below (Byte 0, Byte 1, Byte2,) will be valid and acknowledged. Byte 0: Function Select Register (1 = enable, 0 = Stopped) Bit 7 6 5 4 3 2 1 0 @Pup 1 1 1 1 1 1 1 1 Pin# 14 15 18 19 22 23 26 27 Description CLK7 (Active = 1, Forced low = 0) CLK6 (Active = 1, Forced low = 0) CLK5 (Active = 1, Forced low = 0) CLK4 (Active = 1, Forced low = 0) CLK3 (Active = 1, Forced low = 0) CLK2 (Active = 1, Forced low = 0) CLK1 (Active = 1, Forced low = 0) CLK0 (Active = 1, Forced low = 0)
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 7 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Serial Control Registers (Cont.)
Byte 1: Clock Register (1 = enable, 0 = Stopped) Bit 7 6 5 @Pup 1 0 HW Pin# 10 10 Description 0= Test Mode ( XIN replaces VCO output ), 1=Normal Bit 6 Bit 5 PCI9 Frequency ----------------------------------------0 0 33 MHz 0 1 66 MHz 1 0 16.5 MHz 1 1 8.25 MHz REF-CLK0 mode ( 1 = REF, 0 = PCI0 ) CLK0 (33.3 MHz = 0, 66.6 MHz = 1)(if Byte 3 Bit 4=0) SSCG (OFF = 0, ON = 1) CLK9 ( Active = 1, Forced low = 0 ) CLK8 ( Active = 1, Forced low = 0 )
4 3 2 1 0
0 HW 0 1 1
27 27 10 11
Byte 2: Clock Register (1 = 66.6 MHz, 0 = 33.3 MHz) Bit 7 6 5 4 3 2 1 0 @Pup HW HW HW HW HW HW HW HW Pin# 11 14 15 18 19 22 23 26 Description CLK8 (33.3 MHz = 0, 66.6 MHz = 1) CLK7 (33.3 MHz = 0, 66.6 MHz = 1) CLK6 (33.3 MHz = 0, 66.6 MHz = 1) CLK5 (33.3 MHz = 0, 66.6 MHz = 1) CLK4 (33.3 MHz = 0, 66.6 MHz = 1) CLK3 (33.3 MHz = 0, 66.6 MHz = 1) CLK2 (33.3 MHz = 0, 66.6 MHz = 1) CLK1 (33.3 MHz = 0, 66.6 MHz = 1)
Note: HW = Power up programmed via hardware (voltage at pin).
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 8 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Maximum Ratings
This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range: VSS<(Vin or Vout)Voltage Relative to VSS: Voltage Relative to VDD: Storage Temperature: Operating Temperature: Maximum Power Supply:
-0.3V 0.3V 0C to + 125C 0C to +70C 7V
DC Parameters
Characteristic VDD supply Temperature Input Low Voltage Input High Voltage Input Low Current Input High Current Tri-State leakage Current Dynamic Supply Current Static Supply Current VIL VIH IIL IIH Ioz Idd Symbol Min 3.0 0 2.0 Typ Max 3.6 70 0.8 -100 100 10 150 35 Units Vdc C Vdc Vdc A A A mA mA All outputs fully loaded at 30 pF @ 66 MHz All outputs driven low with I C control 66 MHz
2
Conditions
-
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 9 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
AC Parameters
Characteristic Input (REF) Duty Cycle REF input frequency Output Duty Cycle Skew from any output to any output Jitter Cycle to Cycle Output Freq. Long term output jitter Power up to output lock time OE Rising to Output Lock Time Input Capacitance Symbol FREF tOFFCC Min 40 12 45 0 Typ 50 14.3 50 200 Max 60 16 55 500 Units % MHz % pS Measured at 1.5V 30 pF Load, Measured at 1.5V (all outputs fall within a 500 pSec time window) Any Output At device output pins Any output, 2 minute sample Measured from the point VDD reaches 3.15 Volts with a stable reference Measured in a stabilized environment where OE has been previously brought to a logic low level. (FBIN and REF pins) Conditions When external reference is used
tJpp FO tJlt TRTL TOEL
-250 30 -500 -
33/66 -
+250 70 +500 10 3
pS MHz pS mS mS
CIN
-
-
4
pF
VDD = VDDA =3.3V 5%, TA = 0C to +70C
Buffer Characteristics (All Output Clocks)
Characteristic Pull-Up Current Pull-Up Current Pull-Down Current Pull-Down Current Rise Time Min Between 0.4 V and 2.4 V Symbol IOHmin IOHmax IOLmin IOLmax TRmin Min 22 26 0.4 Typ Max -45 65 2.5 Units mA mA mA mA nS Conditions Vout = VDD - .5V Vout = 1.5V Vout = 0.4V Vout = 1.5V 30 pF Load
VDD= VDDA = 3.3V 5%, TA = 0C to +70C
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 10 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Package Drawing and Dimensions
C L E H
28 Pin SSOP Outline Dimensions
INCHES SYMBOL A A1 MIN 0.068 0.002 0.066 0.010 0.005 0.397 0.205 NOM 0.073 0.005 0.068 0.012 0.006 0.402 0.209 0.0256 BSC 0.301 0 0.022 0.307 4 0.030 0.311 8 0.037 7.65 0 0.55 MAX 0.078 0.008 0.070 0.015 0.009 0.407 0.212 MIN 1.73 0.05 1.68 0.25 0.13 10.07 5.20 MILLIMETERS NOM 1.86 0.13 1.73 0.30 0.15 10.20 5.30 0.65 BSC 7.80 4 0.75 7.90 8 0.95 MAX 1.99 0.21 1.78 0.38 0.22 10.33 5.38
D A2 A1 B e A
A2
a
B C D E e H a L
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 11 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product Package Drawing and Dimensions (Cont.)
D R0.1
28 Pin TSSOP Dimensions
INCHES SYMBOL A MIN 0.002 0.037 0.019 0.035 0.007 0.007 0.004 0.004 0 NOM 0.004 0.039 0.023 0.039 0.008 0.005 0.026 BSC 0.378 0.244 0.169 0.035 0.382 0.252 0.173 0.386 0.260 0.177 9.6 6.2 4.3 0.9 MAX 0.047 0.006 0.041 0.029 0.043 0.011 0.010 0.007 0.006 8 MIN 0.05 0.95 0.50 0.90 0.19 0.19 0.105 0.105 0 MILLIMETERS NOM 0.10 1.00 0.60 1.00 0.22 0.125 0.65 BSC 9.7 6.4 4.4 9.8 6.6 4.5 MAX 1.20 0.15 1.05 0.75 1.10 0.30 0.25 0.175 0.145 8
E1
BO
A1 A2 L
-B-
L20
385
SURFACES ROUGHNESS: 6+ 27n(RZ)
L1 b
4 [10 TYP
RD
b1 c
0.07
-Ce B
C
c1
R1.30
e
0.10~0.15 0.00 ~ 0.05 1.0
D E E1
SECTION V-V
R
R0.15
14 TYP
1.0
0.05 MAX.
0.05 MAX.
1.0 E A
b .08 CB A
8
R
A
A2 c
0.25
c1
L b1
A1
L1
DETAIL A
DETAIL B
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 12 of 13
C5001
Low Skew Multiple Frequency PCI Clock Generator with EMI Reducing SSCG.
Approved Product
Ordering Information
Part Number C5001B C5001B Note: Package Type 28 PIN TSSOP 28 PIN SSOP Production Flow Commercial, 0C to +70C Commercial, 0C to +70C
The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below. IMI C5001BYB Date Code, Lot # C5001 B Y B Flow B = Commercial, 0C to + 70C Package Y = SSOP T = TSSOP Revision IMI Device Number
Marking: Example:
NOTE: Purchase of I C components of International Microcircuits, Inc. or one of its sublicensed Associated Companies conveys a license under the 2 2 2 Phillips I C Patent Rights to use these components in an I C system, provided that the system conforms to the I C Standard Specification as defined by Phillips.
2
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST. MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Rev.2.1
6/14/1999 Page 13 of 13

▲Up To Search▲

Price & Availability of C5001

	To Download C5001 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .